Position: Staff Design Engineer
Job Code: DD1083

Responsibilities:


• Primary responsibility will be for participating in the design and development of advanced process technologies networking applications.

• This will include engineering specification, RTL coding, verification, synthesis, timing closure, DFT, etc.

• Responsibilities will also include working with backend engineers to optimize the design for place and route, working with test and product engineering to expedite test vector development and product qualification.

• The role will also involve managing key design service vendors to provide technical support and follow up milestones of schedule.



Qualifications:
• BSEE, MSEE preferred with 8+ years experience

• High speed (>500MHz) ASIC design and Place and Route support experience

• Intensive logic synthesis and timing closure experience using Cadence/Synopsys tools

• Experience of DFT, ATPG, memBIST, etc.

• Experience in networking IC design in RTL

• Experience in networking protocol, test and debug

• Good communication and people skills

• Experience in interfacing with external organizations will be a plus

• Experience with Ethernet PHY products will be a plus

• Experience with XAUI and/or high speed analog systems a plus

• Knowledge in analog/digital VLSI design will be a plus

Apply now at careers@platonetworks.com

       





Copyright © 2006 Plato Networks, Inc.